Analysis and modeling of sequential iterative algorithms for parallel and pipeline implementations
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1961-1965
- https://doi.org/10.1109/iscas.1988.15323
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Design framework for systolic-type arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Converting sequential iterative algorithms to recurrent equations for automatic design of systolic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimal Systolic Design for the Transitive Closure and the Shortest Path ProblemsIEEE Transactions on Computers, 1987
- Partitioning and Mapping Algorithms into Fixed Size Systolic ArraysIEEE Transactions on Computers, 1986
- The Design of Optimal Systolic ArraysIEEE Transactions on Computers, 1985
- Automatic synthesis of systolic arrays from uniform recurrent equationsACM SIGARCH Computer Architecture News, 1984
- Why systolic architectures?Computer, 1982
- Can programming be liberated from the von Neumann style?Communications of the ACM, 1978