An algorithmic analogue/digital convertor using current rather than voltage as the signal is proposed. A 6 bit prototype was fabricated using a standard 3μm CMOS process. The circuit exhibited a sampling rate of 200kHz while only requiring 0.38mm2 of chip area and 4.65mW of power, making it well suited for use in larger VLSI systems.