A new method for the realisation of analogue multiplier/divider circuits is presented. The method uses a modified cyclic data convenor that operates sequentially as an A/D convenor and as a D/A multiplying convenor in such a way that it performs the analogue operation vo = vxvy/vz