Cache operations by MRU change
- 1 June 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 37 (6) , 700-709
- https://doi.org/10.1109/12.2208
Abstract
The performance of set associative caches is analyzed. The method used is to group the cache lines into regions according to their positions in the replacement stacks of a cache, and then to observe how the memory access of a CPU is distributed over these regions. Results from the preserved CPU traces show that the memory accesses are heavily concentrated on the most recently used (MRU) region in the cache. The concept of MRU change is introduced; the idea is to use the event that the CPU accesses a non-MRU line to approximate the time the CPU is changing its working set. The concept is shown to be useful in many aspects of cache design and performance evaluation, such as comparison of various replacement algorithms, improvement of prefetch algorithms, and speedup of cache simulation.<>Keywords
This publication has 8 references indexed in Scilit:
- Cache MemoriesACM Computing Surveys, 1982
- Sequential Program Prefetching in Memory HierarchiesComputer, 1978
- The information management system IMS/VS, Part I: General structure and operationIBM Systems Journal, 1977
- Two Methods for the Efficient Analysis of Memory Address Trace DataIEEE Transactions on Software Engineering, 1977
- Dynamic Improvement of Locality in Virtual Memory SystemsIEEE Transactions on Software Engineering, 1976
- Evaluation techniques for storage hierarchiesIBM Systems Journal, 1970
- Structural aspects of the System/360 Model 85, II: The cacheIBM Systems Journal, 1968
- A study of replacement algorithms for a virtual-storage computerIBM Systems Journal, 1966