Impact of negative bias temperature instability on digital circuit reliability
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We have examined the impact of NBTI degradation on digital circuits through the stressing of ring oscillator circuits. By subjecting the circuit to pMOS NBTI stress, we have unambiguously determined the circuit reliability impact of NBTI. We demonstrate that the relative frequency degradation of the NBTI stressed ring oscillator increases as the voltage at operation decreases. This behavior can be explained by reduced transistor gate overdrive and reduced voltage headroom at the circuit level. We present evidence that donor interface state generation during NBTI stress is a significant component of the transistor degradation. Furthermore, we show that the Static Noise Margin of a SRAM memory cell is degraded by NBTI and the relative degradation increases as the operating voltage decreases.Keywords
This publication has 11 references indexed in Scilit:
- Projecting CMOS circuit hot-carrier reliability from DC device lifetimePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- NBTI-channel hot carrier effects in PMOSFETs in advanced CMOS technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analog integration in a 0.35 μm Cu metal pitch, 0.1 μm gate length, low-power digital CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The effects of plasma-induced damage on transistor degradation and the relationship to field programmable gate array performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Impact of charging damage on negative bias temperature instabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10-μm gate CMOS generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The impact of intrinsic device fluctuations on CMOS SRAM cell stabilityIEEE Journal of Solid-State Circuits, 2001
- Impact of small process geometries on microarchitectures in systems on a chipProceedings of the IEEE, 2001
- Evaluation of MOSFET Reliability in Analog ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Trapping mechanisms in negative bias temperature stressed p-MOSFETsMicroelectronics Reliability, 1999