Profiling and mapping of parallel workloads on network processors
- 13 March 2005
- proceedings article
- Published by Association for Computing Machinery (ACM)
- p. 890-896
- https://doi.org/10.1145/1066677.1066879
Abstract
Network processors are embedded system-on-a-chip multiprocessors that are optimized to perform simple packet processing tasks at data rates of several Gigabits per second. To meet the performance demands of increasing link speeds and more complex network applications, network processors are implemented with several dozens of processor cores and execute multiple packet processing applications in parallel. The complexity of such systems makes it increasingly difficult for application developers to map applications to the various system resources and achieve optimal performance. We propose an automated profiling and mapping methodology for these highly parallel, embedded systems that starts out with a simple uniprocessor implementation of the networking application. An architecture independent representation of the runtime behavior of the application is used to map and schedule different processing steps to the underlying hardware. An analytic performance model is used in the process to estimate system performance and to find an near-optimal solution through iteration.Keywords
This publication has 8 references indexed in Scilit:
- PacketBench: a tool for workload characterization of network processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Filtering random graphs to synthesize interconnection networks with multiple objectivesIEEE Transactions on Parallel and Distributed Systems, 2002
- The click modular routerACM Transactions on Computer Systems, 2000
- Analysis of a shared-memory multiprocessor via a novel queuing modelJournal of Systems Architecture, 1999
- IP-address lookup using LC-triesIEEE Journal on Selected Areas in Communications, 1999
- Scheduling DAG's for asynchronous multiprocessor executionIEEE Transactions on Parallel and Distributed Systems, 1994
- An introduction to randomized algorithmsDiscrete Applied Mathematics, 1991
- Ratio cut partitioning for hierarchical designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991