Can program profiling support value prediction?
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper explores the possibility of using program profiling to enhance the efficiency of value prediction. Value prediction attempts to eliminate true-data dependencies by predicting the outcome values of instructions at run-time and executing true-data dependent instructions based on that prediction. So far, all published papers in this area have examined hardware-only value prediction mechanisms. In order to enhance the efficiency of value prediction, it is proposed to employ program profiling to collect information that describes the tendency of instructions in a program to be value-predictable. The compiler that acts as a mediator can pass this information to the value-prediction hardware mechanisms. Such information can be exploited by the hardware in order to reduce mispredictions, better utilize the prediction table resources, distinguish between different value predictability patterns and still benefit from the advantages of value prediction to increase instruction-level parallelism. We show that our new method outperforms the hardware-only mechanisms in most of the examined benchmarks.Keywords
This publication has 9 references indexed in Scilit:
- Exceeding the dataflow limit via value predictionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A study of branch prediction strategiesPublished by Association for Computing Machinery (ACM) ,1998
- Alternative implementations of two-level adaptive branch predictionPublished by Association for Computing Machinery (ACM) ,1992
- Limits of instruction-level parallelismPublished by Association for Computing Machinery (ACM) ,1991
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- A study of scalar compilation techniques for pipelined supercomputersACM SIGARCH Computer Architecture News, 1987
- Branch Prediction Strategies and Branch Target Buffer DesignComputer, 1984
- Some Experiments in Local Microcode Compaction for Horizontal MachinesIEEE Transactions on Computers, 1981
- Optimization of horizontal microcode within and beyond basic blocks: an application of processor scheduling with resourcesPublished by Office of Scientific and Technical Information (OSTI) ,1979