Reducing contention in shared-memory multiprocessors
- 1 November 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 21 (11) , 26-37
- https://doi.org/10.1109/2.86784
Abstract
The techniques that can be used to design a memory system that reduces the impact of contention are examined. To exemplify the techniques, the implementations and the design decisions taken in each are reviewed. The discussion covers memory organization, interconnection networks, memory allocation, cache memory, and synchronization and contention. The multiprocessor implementations considered are C.mmp, CM*, RP3, Alliant FX, Cedar, Butterfly, SPUR, Dragon, Multimax, and Balance.Keywords
This publication has 4 references indexed in Scilit:
- A layered emulator for design evaluation of MIMD multiprocessors with shared memoryPublished by Springer Nature ,1987
- Design Decisions in SPURComputer, 1986
- Cache coherence protocols: evaluation using a multiprocessor simulation modelACM Transactions on Computer Systems, 1986
- Parallel Supercomputing Today and the Cedar ApproachScience, 1986