Abstract
A very simple asynchronous arbiter is given for n concurrent asynchronous processors interconnected in a speed-independent way. The arbiter consists of one inverter and n identical modules each incorporating a recently described 2-user arbiter.

This publication has 1 reference indexed in Scilit: