Triple matrix product architectures for fast signal processing
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 35 (1) , 119-122
- https://doi.org/10.1109/31.1708
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- A VLSI chip for the winograd/Prime factor algorithm to compute the discrete Fourier transformIEEE Transactions on Acoustics, Speech, and Signal Processing, 1986
- The LU decomposition theorem and its implications to the realization of two-dimensional digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1985
- The Design of Optimal Systolic ArraysIEEE Transactions on Computers, 1985
- Pipeline and Parallel-Pipeline FFT Processors for VLSI ImplementationsIEEE Transactions on Computers, 1984
- A Two-Level Pipelined Systolic Array for ConvolutionsPublished by Springer Nature ,1981
- On computing the Discrete Fourier TransformProceedings of the National Academy of Sciences, 1976