A pipelined 50-MHz CMOS 64-bit floating-point arithmetic processor
- 1 October 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (5) , 1317-1323
- https://doi.org/10.1109/jssc.1989.572606
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- A 50 MHz uniformly pipelined 64 b floating-point arithmetic processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS implementation of a 32 b computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the implementation of shifters, multipliers, and dividers in VLSI floating point unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Radix 16 SRT dividers with overlapped quotient selection stages: A 225 nanosecond double precision divider for the S-1 Mark IIBPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Proof of the Modified Booth's Algorithm for MultiplicationIEEE Transactions on Computers, 1975
- Higher-Radix Division Using Estimates of the Divisor and Partial RemaindersIEEE Transactions on Computers, 1968