Performance analysis of asymmetric packet switch modules with channel grouping
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A modular architecture for very large packet switchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Output-buffer switch architecture for asynchronous transfer modePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Effect of speedup in nonblocking packet switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 3-stage interconnection structure for very large packet switchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Queueing in high-performance packet switchingIEEE Journal on Selected Areas in Communications, 1988
- Multichannel bandwidth allocation in a broadband packet switchIEEE Journal on Selected Areas in Communications, 1988
- Input Versus Output Queueing on a Space-Division Packet SwitchIEEE Transactions on Communications, 1987