CLASS: a CAD system for automatic synthesis and verification of asynchronous finite state machines
- 31 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 389-398 vol.1
- https://doi.org/10.1109/hicss.1993.270626
Abstract
The author describes algorithms and techniques underlying a CAD system called CLASS (Cirrus Logic Asynchronous Synthesis System) for automatic synthesis and verification of control circuits based on asynchronous finite state machine (AFSM) specifications. AFSM specifications are transformed into signal transition graphs and then to state graphs. Newly developed hazard-free synthesis techniques from state graphs are described. An efficient two-level hierarchical verification technique based on state graph contraction and Dill's verifier is used to verify the logic implementations against the state graph.Keywords
This publication has 8 references indexed in Scilit:
- Synthesis of hazard-free asynchronous circuits from graphical specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of asynchronous state machines using a local clockPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimized synthesis of asynchronous control circuits from graph-theoretic specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Flexible Independent Component AnalysisJournal of Signal Processing Systems, 2000
- Self-Timed Control of Concurrent ProcessesPublished by Springer Nature ,1990
- Automatic synthesis of asynchronous circuits from high-level specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Design of Asynchronous Circuits Assuming Unbounded Gate DelaysIEEE Transactions on Computers, 1969
- The general synthesis problem for asynchronous digital networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1967