FPGA implementation of 4 samples DWT based on the model of pyramidal structural data coding
- 23 December 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 819-823
- https://doi.org/10.1109/cit.2004.1357296
Abstract
In this paper, fast algorithm for discrete wavelet transform is analyzed, a signal processing model based on pyramidal structural data coding is described, and an implementation architecture of 4 samples DWT for both decomposition and reconstruction is proposed, in which we put only one filter into use. With the multiplier reuse method and techniques such as bit-moving, basic operation, by the language VHDL on the platform of MAXPLUSII, FPGA simulation and implementation for this architecture are fulfilled. Numerical experiments show that our result can decompose a four-sample discrete signal sequence and then reconstruct it successfully.Keywords
This publication has 3 references indexed in Scilit:
- Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computersIEEE Transactions on Signal Processing, 1995
- VLSI architectures for discrete wavelet transformsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- VLSI architecture for the discrete wavelet transformElectronics Letters, 1990