The Stanford Hydra CMP
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 20 (2) , 71-84
- https://doi.org/10.1109/40.848474
Abstract
Chip multiprocessors offer an economical, scalable architecture for future microprocessors. Thread-level speculation support allows them to speed up past software.Keywords
This publication has 9 references indexed in Scilit:
- Speculative versioning cachePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The potential for using thread-level data speculation to facilitate automatic parallelizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Exploiting fine-grain thread level parallelism on the MIT multi-ALU processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improving the performance of speculatively parallel applications on the Hydra CMPPublished by Association for Computing Machinery (ACM) ,1999
- Data speculation support for a chip multiprocessorPublished by Association for Computing Machinery (ACM) ,1998
- Will physical scalability sabotage performance gains?Computer, 1997
- Maximizing multiprocessor performance with the SUIF compilerComputer, 1996
- The case for a single-chip multiprocessorPublished by Association for Computing Machinery (ACM) ,1996
- Multiscalar processorsPublished by Association for Computing Machinery (ACM) ,1995