THEMIS Logic Simulator - A Mix Mode, Multi-Level, Hierarchical, Interactive Digital Circuit Simulator
- 1 January 1984
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new logic simulator called THEMIS (TM) Logic Simulator for the design of LSI, VLSI and PCBs is described. THEMIS supports design verification and test development from initial specification in behavioral and RTL languages to analysis of the final layout at the gate and switch level. To allow the simulation of an entire system or check the correctness of a single circuit, the different modeling techniques can be easily intermixed. THEMIS is a highly interactive simulator that minimizes a hardware engineer's time and effort to debug logic. This paper gives an overview of THEMIS and its use by design engineers.Keywords
This publication has 3 references indexed in Scilit:
- The concurrent simulation of nearly identical digital networksPublished by Association for Computing Machinery (ACM) ,1988
- PRIMEAIDS: An Integrated Electrical Design EnvironmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Digital System Simulation: Current Status and Future Trends or Darwin's Theory of SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981