Abstract
Receiver sensitivity comparable with that of a PIN-FET hybrid should be attainable using phototransistors at bit rates below 1 Gbit/s. However, significant improvement would call for a phototransistor having a very low input capacitance C and a high current gain hFE satisfying C−3√(hFE) pF, incorporated into an integrating receiver design.

This publication has 0 references indexed in Scilit: