Scaling theory for double-gate SOI MOSFET's
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 40 (12) , 2326-2329
- https://doi.org/10.1109/16.249482
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Silicon-on-insulator 'gate-all-around' MOS devicePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scaling the Si MOSFET: from bulk to SOI to bulkIEEE Transactions on Electron Devices, 1992
- Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA)IEEE Transactions on Electron Devices, 1992
- Dual-gate operation and volume inversion in n-channel SOI MOSFET'sIEEE Electron Device Letters, 1992
- Impact of the vertical SOI 'DELTA' structure on planar device technologyIEEE Transactions on Electron Devices, 1991
- Analysis of conduction in fully depleted SOI MOSFETsIEEE Transactions on Electron Devices, 1989
- Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performanceIEEE Electron Device Letters, 1987
- Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gateSolid-State Electronics, 1984
- Generalized guide for MOSFET miniaturizationIEEE Electron Device Letters, 1980