Error modelling of dual fixed-point arithmetic and its application in field programmable logic
- 12 October 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- Closing the Gap: CPU and FPGA Trends in Sustainable Floating-Point BLAS PerformancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Analysis of high-performance floating-point arithmetic on FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Floating-point arithmetic in signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Truncation noise in fixed-point SFGsElectronics Letters, 1999
- Effects of finite register length in digital filtering and the fast Fourier transformProceedings of the IEEE, 1972