Storage-efficient representation of decimal data
- 1 January 1975
- journal article
- Published by Association for Computing Machinery (ACM) in Communications of the ACM
- Vol. 18 (1) , 49-52
- https://doi.org/10.1145/360569.360660
Abstract
Usually n decimal digits are represented by 4 n bits in computers. Actually, two BCD digits can be compressed optimally and reversibly into 7 bits, and three digits into 10 bits, by a very simple algorithm based on the fixed-length combination of two variable field-length encodings. In over half of the cases the compressed code results from the conventional BCD code by simple removal of redundant 0 bits. A long decimal message can be subdivided into three-digit blocks, and separately compressed; the result differs from the asymptotic minimum length by only 0.34 percent. The hardware requirement is small, and the mappings can be done manually.Keywords
This publication has 3 references indexed in Scilit:
- High Speed Decimal AdditionIEEE Transactions on Computers, 1971
- A Formalization of Floating-Point Numeric Base ConversionIEEE Transactions on Computers, 1970
- A Method for the Construction of Minimum-Redundancy CodesProceedings of the IRE, 1952