Yield analysis and optimization of VLSI interconnects in multichip modules
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Simulation and optimization of interconnect delay and crosstalk in multi-chip modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Integrated physics-oriented statistical modeling, simulation, and optimization (MESFETs)IEEE Transactions on Microwave Theory and Techniques, 1992
- Minimization of delay and crosstalk in high-speed VLSI interconnectsIEEE Transactions on Microwave Theory and Techniques, 1992
- Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation techniqueIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Statistical design techniques for high-speed circuit boards with correlated structure distributionsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1991
- Asymptotic waveform evaluation for timing analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Time-domain analysis of lossy coupled transmission linesIEEE Transactions on Microwave Theory and Techniques, 1990
- Modeling and simulation of interconnection delays and crosstalks in high-speed integrated circuitsIEEE Transactions on Circuits and Systems, 1990
- The generalized method of characteristics for waveform relaxation analysis of lossy coupled transmission linesIEEE Transactions on Microwave Theory and Techniques, 1989
- Circuit optimization: the state of the artIEEE Transactions on Microwave Theory and Techniques, 1988