A system for synthesizing optimized FPGA hardware from Matlab(R)
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computations and meet time-to-market pressures. We present a compiler that takes as input algorithms described in MATLAB and generates RTL VHDL. The RTL VHDL then can be mapped to FPGAs using existing commercial tools. The input application is mapped to multiple FPGAs by parallelizing the application and embedding communication and synchronization primitives automatically. Our compiler infers the minimum number of bits required to represent the variable through a precision analysis framework. The compiler can leverage optimized IP cores to enhance the hardware generated. The compiler also exploits parallelism in the input algorithm by pipelining in the presence of resource constraints. We demonstrate the utility of the compiler by synthesizing hardware for a couple of signal/image processing algorithms and comparing them with manually designed hardware.Keywords
This publication has 11 references indexed in Scilit:
- Cameron: high level language compilation for reconfigurable systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Parallelizing applications into siliconPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FPGA hardware synthesis from MATLABPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A MATLAB compiler for distributed, heterogeneous, reconfigurable computing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Stream-oriented FPGA computing in the Streams-C high level languagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Using general-purpose programming languages for FPGA designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Scheduling algorithms for automated synthesis of pipelined designs on FPGAs for applications described in MATLABPublished by Association for Computing Machinery (ACM) ,2000
- Hardware-software co-design of embedded reconfigurable architecturesPublished by Association for Computing Machinery (ACM) ,2000
- High — Level SynthesisPublished by Springer Nature ,1992