dBCube: a new class of hierarchical multiprocessor interconnection networks with area efficient layout

Abstract
Introduces a class of hierarchical networks that is suitable for implementation of largemulti-computers in VLSI with wafer scale integration (VLSI/WSI) technology. Thesenetworks, which are termed dBCube, employ the hypercube topology as a basic cluster,connect many of these clusters using a de Bruijn graph, and maintain the nodeconnectivity to be the same for all nodes product graph. The size of this class of regularnetworks can be easily extended by increments of a cluster size. Local communication, tobe satisfied by the hypercube topology, allows easy embedding of existing parallelalgorithms, while the de Bruijn graph, which was chosen for JPL's 8096-nodemultiprocessor, provides the shortest distance between clusters running different parts ofan application. A scheme for obtaining WSI layout is introduced and used to estimate thenumber of tracks needed and the required area of the wafer. The exact number of tracksin the hypercube and an approximation for the de Bruijn graph are also obtained.Tradeoffs of area versus static parameters and the size of the hypercube versus that ofthe de Bruijn graph are also discussed.

This publication has 17 references indexed in Scilit: