On the Behavior of Input Queuing Switch Architectures
- 1 March 1999
- journal article
- research article
- Published by Wiley in European Transactions on Telecommunications
- Vol. 10 (2) , 111-124
- https://doi.org/10.1002/ett.4460100203
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Implementing distributed packet fair queueing in a scalable switch architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Providing bandwidth guarantees in an input-buffered crossbar switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Achieving 100% throughput in an input-queued switchIEEE Transactions on Communications, 1999
- RPA: a simple, efficient, and flexible policy for input buffered ATM switchesIEEE Communications Letters, 1997
- Tiny Tera: a packet switch coreIEEE Micro, 1997
- Survey of ATM switch architecturesComputer Networks and ISDN Systems, 1995
- Service disciplines for guaranteed performance service in packet-switching networksProceedings of the IEEE, 1995
- Two-dimensional round-robin schedulers for packet switches with multiple input queuesIEEE/ACM Transactions on Networking, 1994
- A generalized processor sharing approach to flow control in integrated services networks: the single-node caseIEEE/ACM Transactions on Networking, 1993
- Input Versus Output Queueing on a Space-Division Packet SwitchIEEE Transactions on Communications, 1987