A model for estimating power dissipation in a class of DSP VLSI chips

This publication has 13 references indexed in Scilit:

• Efficient systolic array implementations of digital filtering
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Concurrent forms of signal processing algorithms
  IEEE Transactions on Circuits and Systems, 1989
• Power dissipation estimate by switch level simulation (CMOS circuits)
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Design alternatives for adaptive digital lattice filters and a new bit-serial architecture
  IEEE Transactions on Circuits and Systems, 1987
• On the number of multiplications necessary to compute a length-2nDFT
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1986
• VLSI arrays for digital signal processing:Part I-A model identification approach to digital filter realizations
  IEEE Transactions on Circuits and Systems, 1985
• Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
  IEEE Journal of Solid-State Circuits, 1984
• Fourier Transforms in VLSI
  IEEE Transactions on Computers, 1983
• Why systolic architectures?
  Computer, 1982
• Area-time complexity for VLSI
  Published by Association for Computing Machinery (ACM) ,1979