Architecture of the Atlas chip-multiprocessor: dynamically parallelizing irregular applications
- 1 January 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 50 (1) , 67-82
- https://doi.org/10.1109/12.902753
Abstract
Single-chip multiprocessors are an important research direction for future microprocessors. The stigma of this approach is that many important applications cannot be automatically parallelized. This paper presents a single-chip multiprocessor that engages aggressive speculation techniques to enable dynamic parallelization of irregular, sequential binaries. Thread speculation and data value prediction are combined to enable the processor to execute dependent threads in parallel. The architecture performs a novel form of dynamic thread partitioning and includes an aggressive correlated value predictor. Microarchitectural structures manage interthread data and control dependencies. On an eight processor system, simulated execution of SPECint95 binaries delivers a speedup of 3.4 over a scalar in-order uniprocessor. This improvement is due entirely to the exploitation of dynamically extracted thread level parallelism.Keywords
This publication has 30 references indexed in Scilit:
- Baring it all to software: Raw machinesComputer, 1997
- The SimpleScalar tool set, version 2.0ACM SIGARCH Computer Architecture News, 1997
- Complexity-effective superscalar processorsACM SIGARCH Computer Architecture News, 1997
- Dynamic speculation and synchronization of data dependencesACM SIGARCH Computer Architecture News, 1997
- Speculative execution via address prediction and data prefetchingPublished by Association for Computing Machinery (ACM) ,1997
- The case for a single-chip multiprocessorPublished by Association for Computing Machinery (ACM) ,1996
- Gigascale integration: is the sky the limit?IEEE Circuits and Devices Magazine, 1996
- MULTITHREADED DECOUPLED ARCHITECTUREInternational Journal of High Speed Computing, 1995
- Effective hardware-based data prefetching for high-performance processorsIEEE Transactions on Computers, 1995
- A variable instruction stream extension to the VLIW architecturePublished by Association for Computing Machinery (ACM) ,1991