Evaluation of A+B=K conditions without carry propagation
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 41 (11) , 1484-1488
- https://doi.org/10.1109/12.177318
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Area-time optimal adder designIEEE Transactions on Computers, 1990
- Reducing the cost of branchesACM SIGARCH Computer Architecture News, 1986
- Some optimal schemes for ALU implementation in VLSI technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- VLSI Processor ArchitectureIEEE Transactions on Computers, 1984
- A 32-bit execution unit in an advanced NMOS technologyIEEE Journal of Solid-State Circuits, 1982
- A Regular Layout for Parallel AddersIEEE Transactions on Computers, 1982
- High-speed zero-sum detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1975
- The Inhibition of Potential Parallelism by Conditional JumpsIEEE Transactions on Computers, 1972