A current-mode CMOS cellular neural network
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 277-280 vol.1
- https://doi.org/10.1109/mwscas.1990.140706
Abstract
A CMOS circuit implementation of a cellular neural network is discussed. The implementation is reminiscent of classical cellular automata and has been designed for image processing. Software has been developed that models cell dynamics directly from state and output equations. To verify the proposed approach, an 8 by 9 prototype network circuit has been implemented for edge detection and sent to MOSIS for fabrication.Keywords
This publication has 12 references indexed in Scilit:
- Circuit design criteria for stable lateral inhibition neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analog signal processing using cellular neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS current-mode circuits for neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI implementation of cellular neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CNN cloning template: connected component detectorIEEE Transactions on Circuits and Systems, 1990
- CNN cloning template: hole-fillerIEEE Transactions on Circuits and Systems, 1990
- Image thinning with a cellular neural networkIEEE Transactions on Circuits and Systems, 1990
- Cellular neural networks: applicationsIEEE Transactions on Circuits and Systems, 1988
- Two-dimensional cellular automataJournal of Statistical Physics, 1985
- Real-Time Image Enhancement Using 3X3 Pixel Neighborhood Operator FunctionsOptical Engineering, 1980