UML-based analysis of embedded systems using a mapping to VHDL
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Methods for developing and modeling embedded systems and rigorously verifying behavior before committing to code are increasingly important. A number of object-oriented techniques and notations have been introduced, but recently, it appears that the {\it Unified Modeling Language} (UML) could be a notation broad enough in scope to represent a variety of domains and gain widespread use. Currently, however, UML is only a notation, with no formal semantics attached to the individual diagrams. In order to address this problem, we have developed a framework for deriving VHDL specifications from the class and state diagrams in order to capture the structure and the behavior of embedded systems. The derived VHDL specifications enable us to perform behavior simulation of the UML models.Keywords
This publication has 7 references indexed in Scilit:
- Teaching formal extensions of informal-based object-oriented analysis methodologiesPublished by Springer Nature ,2005
- UML-based analysis of embedded systems using a mapping to VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Towards a Formal Operational Semantics of UML Statechart DiagramsPublished by Springer Nature ,1999
- Adding rigour to object-oriented analysisSoftware Engineering Journal, 1996
- A formal semantics for object model diagramsIEEE Transactions on Software Engineering, 1995
- Strategies for incorporating formal specifications in software developmentCommunications of the ACM, 1994
- Coherent models for object-oriented analysisPublished by Association for Computing Machinery (ACM) ,1991