The Detection And Elimination Of Useless Misses In Multiprocessors

This publication has 10 references indexed in Scilit:

• The Cachemire Test Bench A Flexible And Effective Approach For Simulation Of Multiprocessors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Cache protocols with partial block invalidations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The directory-based cache coherence protocol for the DASH multiprocessor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Adaptive software cache management for distributed shared memory architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The detection and elimination of useless misses in multiprocessors
  Published by Association for Computing Machinery (ACM) ,1993
• SPLASH
  ACM SIGARCH Computer Architecture News, 1992
• Delayed consistency and its effects on the miss rate of parallel programs
  Published by Association for Computing Machinery (ACM) ,1991
• Memory access dependencies in shared-memory multiprocessors
  IEEE Transactions on Software Engineering, 1990
• A survey of cache coherence schemes for multiprocessors
  Computer, 1990
• A New Solution to Coherence Problems in Multicache Systems
  IEEE Transactions on Computers, 1978