Dynamic power consumption in Virtex™-II FPGA family
Top Cited Papers
- 24 February 2002
- proceedings article
- Published by Association for Computing Machinery (ACM)
- p. 157-164
- https://doi.org/10.1145/503048.503072
Abstract
This paper analyzes the dynamic power consumption in the fabric of Field Programmable Gate Arrays (FPGAs) by taking advantage of both simulation and measurement. Our target device is Xilinx Virtex™-II family, which contains the most recent and largest programmable fabric. We identify important resources in the FPGA architecture and obtain their utilization, using a large set of real designs. Then, using a number of representative case studies we calculate the switching activity corresponding to each resource. Finally, we combine effective capacitance of each resource with its utilization and switching activity to estimate its share of power consumption. According to our results, the power dissipation share of routing, logic and clocking resources are 60%, 16%, and 14%, respectively. Also, we concluded that dynamic power dissipation of a Virtex-II CLB is 5.9&mgr;W per MHz for typical designs, but it may vary significantly depending on the switching activity.Keywords
This publication has 4 references indexed in Scilit:
- Future performance challenges in nanometer designPublished by Association for Computing Machinery (ACM) ,2001
- Analytical models for RTL power estimation of combinational and sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- Low-energy embedded FPGA structuresPublished by Association for Computing Machinery (ACM) ,1998
- Practical Low Power Digital VLSI DesignPublished by Springer Nature ,1998