Dynamic binary translation and optimization
- 1 June 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 50 (6) , 529-548
- https://doi.org/10.1109/12.931892
Abstract
We describe a VLIW architecture designed specifically as a target for dynamic compilation of an existing instruction set architecture. This design approach offers the simplicity and high performance of statically scheduled architectures, achieves compatibility with an established architecture, and makes use of dynamic adaptation. Thus, the original architecture is implemented using dynamic compilation, a process we refer to as DAISY (Dynamically Architected Instruction Set from Yorktown). The dynamic compiler exploits runtime profile information to optimize translations so as to extract instruction level parallelism. This paper reports different design trade-offs in the DAISY system and their impact on final system performance. The results show high degrees of instruction parallelism with reasonable translation overhead and memory usage.Keywords
This publication has 23 references indexed in Scilit:
- An eight-issue tree-VLIW processor for dynamic binary translationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Advances and future challenges in binary translation and optimizationProceedings of the IEEE, 2001
- Binary translation and architecture convergence issues for IBM system/390Published by Association for Computing Machinery (ACM) ,2000
- Dynamic and transparent binary translationComputer, 2000
- Execution-Based Scheduling for VLIW ArchitecturesPublished by Springer Nature ,1999
- FX!32 a profile-directed binary translatorIEEE Micro, 1998
- Complete computer system simulation: the SimOS approachIEEE Parallel & Distributed Technology: Systems & Applications, 1995
- Binary translationCommunications of the ACM, 1993
- An architectural framework for migration from CISC to higher performance platformsPublished by Association for Computing Machinery (ACM) ,1992
- A VLIW architecture for a trace scheduling compilerIEEE Transactions on Computers, 1988