A trench-isolated submicrometer CMOS technology
- 1 May 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 32 (5) , 926-931
- https://doi.org/10.1109/t-ed.1985.22049
Abstract
A trench-isolation technique is applied to submicrometer CMOS technology to increase packing density and to reduce latchup susceptibility. Device structure considerations and fabrication technology will be discussed. Experimental results of device characteristics using LDD-type NMOS and buried-channel-type PMOS will be presented. The technology is also suitable for fabricating bipolar devices on the same chip.Keywords
This publication has 0 references indexed in Scilit: