Single Byte Error Correcting—Double Byte Error Detecting Codes for Memory Systems
- 1 July 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-31 (7) , 596-602
- https://doi.org/10.1109/tc.1982.1676056
Abstract
In a memory that uses byte-organized memory chips, each containing b (≥2) output bits, a single chip failure is likely to affect many bits within a byte. Single byte error correcting–double byte error detecting codes (SbEC–DbED codes) are used in this kind of memory system to increase reliability.Keywords
This publication has 4 references indexed in Scilit:
- b-Adjacent Error CorrectionIBM Journal of Research and Development, 1970
- A Class of Optimal Minimum Odd-weight-column SEC-DED CodesIBM Journal of Research and Development, 1970
- Adding Two Information Symbols to Certain Nonbinary BCH Codes and Some ApplicationsBell System Technical Journal, 1969
- Polynomial Codes Over Certain Finite FieldsJournal of the Society for Industrial and Applied Mathematics, 1960