A new staggered virtual ground array architecture implemented in a 4Mb CMOS EPROM

Publisher Website

1 January 1989

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 35-36
https://doi.org/10.1109/vlsic.1989.1037477

Abstract

No abstract available

This publication has 0 references indexed in Scilit: