Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm

Abstract
No abstract available

This publication has 2 references indexed in Scilit: