IBM RISC chip design methodology
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 143-147
- https://doi.org/10.1109/iccd.1989.63345
Abstract
An overview is given of the chip design methodology of the IBM Austin, Texas Advanced Workstation Division. The primary components of this methodology are a high-level language (DSL); a common database (CDB); synthesis, simulation, and floor planning tools; and custom-built circuit elements. The methodology and tools support a top-down design that begins with a high-level logic specification. The hierarchical nature of the methodology permeates all aspects of the design environment, beginning with logic entry, proceeding through physical implementation, and terminating with checking. New additions to the methodology include a high-level language, a synthesis tool, a hardware simulator, a third metal layer for better IO handling, a new min-cut placement program, and an RC estimator/calculator.Keywords
This publication has 4 references indexed in Scilit:
- The IBM engineering verification enginePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis of placement procedures for VLSI standard cell layoutPublished by Association for Computing Machinery (ACM) ,1986
- An Improved Min-Cut Algonthm for Partitioning VLSI NetworksIEEE Transactions on Computers, 1984
- Design Automation in IBMIBM Journal of Research and Development, 1981