A Transform for NAND Network Design
- 1 January 1972
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-21 (1) , 12-20
- https://doi.org/10.1109/t-c.1972.223426
Abstract
A transform that operates on the interconnection topology of a NAND network is presented. The output connecting a designated gate to the network is deleted and is connected instead to a number of other gates in the network. The entire transform may be specified by designating a "transformed gate" and a "modified gate." The new connections are made and the resulting network is then simplified logically by casting out redundancy and merging gates in the network.Keywords
This publication has 7 references indexed in Scilit:
- An Algorithm for NAND Decomposition Under Network ConstraintsIEEE Transactions on Computers, 1969
- Logic Design Automation of Fan-In Limited NAND NetworksIEEE Transactions on Computers, 1969
- Computer Reduction of Two-Level, Multiple-Output Switching CircuitsIEEE Transactions on Computers, 1969
- The Minimization of TANT NetworksIEEE Transactions on Electronic Computers, 1967
- Logical design theory of NOR gate networks with no complemented inputsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1963
- A Catalog of Three-Variable Or-Invert and And-Invert Logical CircuitsIEEE Transactions on Electronic Computers, 1963
- The Use of Triple-Modular Redundancy to Improve Computer ReliabilityIBM Journal of Research and Development, 1962