FIR approximation of fractional sample delay systems

This publication has 13 references indexed in Scilit:

• A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator
  IEEE Journal of Solid-State Circuits, 1993
• A note on the fir approximation of a fractional sample delay
  International Journal of Circuit Theory and Applications, 1993
• Explicity formulas for weighting coefficients of maximally flat tunable FIR delays
  Electronics Letters, 1992
• A 150-MHz direct digital frequency synthesizer in 1.25- mu m CMOS with -90-dBc spurious performance
  IEEE Journal of Solid-State Circuits, 1991
• A direct-digital synthesizer with improved spectral performance
  IEEE Transactions on Communications, 1991
• A high-speed direct frequency synthesizer
  IEEE Journal of Solid-State Circuits, 1990
• Digitally controlled oscillator
  IEEE Journal of Solid-State Circuits, 1989
• Approximation of a variable-length delay line by using tapped delay line processing
  Signal Processing, 1988
• A direct digital synthesizer with 100-MHz output capability
  IEEE Journal of Solid-State Circuits, 1988
• An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987