An analog VLSI implementation of Hopfield's neural network
- 1 December 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 9 (6) , 46-55
- https://doi.org/10.1109/40.42986
Abstract
The basic requirements for electronic implementations of the fully connected Hopfield network are examined, highlighting the reasons why the authors regard analog implementations as more appropriate. Analog VLSI networks are then discussed, with particular reference to the selection of memory points and the design of the synapse, and experimental results are given. A test chip containing 14 neurons and 196 synapses is described.<>Keywords
This publication has 8 references indexed in Scilit:
- A programmable analog neural network chipIEEE Journal of Solid-State Circuits, 1989
- An algorithm for pattern recognition with VLSI neural networksNeural Networks, 1988
- A large VLSI fully interconnected neural networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- An associative memory based on an electronic neural network architectureIEEE Transactions on Electron Devices, 1988
- A CMOS associative memory chip based on neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Neurons with graded response have collective computational properties like those of two-state neurons.Proceedings of the National Academy of Sciences, 1984
- Neural networks and physical systems with emergent collective computational abilities.Proceedings of the National Academy of Sciences, 1982
- A logical calculus of the ideas immanent in nervous activityBulletin of Mathematical Biology, 1943