Minimizing width in linear layouts

This publication has 9 references indexed in Scilit:

• Topological bandwidth
  Published by Springer Nature ,1983
• Polynomial time algorithms for the MIN CUT problem on degree restricted trees
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• Computer-aided design: Automating chip layout: New computer-based layout systems are faster than their human counterparts and produce designs that almost match those created manually
  IEEE Spectrum, 1982
• The complexity of searching a graph
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• Dynamic-Programming Algorithms for Recognizing Small-Bandwidth Graphs in Polynomial Time
  SIAM Journal on Algebraic Discrete Methods, 1980
• A dense gate matrix layout method for MOS VLSI
  IEEE Transactions on Electron Devices, 1980
• One-dimensional logic gate assignment and interval graphs
  IEEE Transactions on Circuits and Systems, 1979
• Complexity Results for Bandwidth Minimization
  SIAM Journal on Applied Mathematics, 1978
• Large Scale Integration of MOS Complex Logic: A Layout Method
  IEEE Journal of Solid-State Circuits, 1967