Design methodologies for system level IP
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 286-289
- https://doi.org/10.1109/date.1998.655869
Abstract
System-chip design which starts at the RTL-level today has hit a plateau of productivity and re-use which can be characterised as a "Silicon Ceiling". Breaking through this plateau and moving to higher and more effective re-use of IP blocks and system-chip architectures demands a move to a new methodology: one in which the best aspects of today's RTL based methods are retained, but complemented by new levels of abstraction and the commensurate tools to allow designers to exploit the productivity inherent in these higher levels of abstraction. In addition, the need to quickly develop design derivatives, and to differentiate products based on standards, requires an increasing use of software IP. This paper describes today's situation, the requirements to move beyond it, and sketch the outlines of near-term possible and practical solutions.Keywords
This publication has 4 references indexed in Scilit:
- Interface-based DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Virtual prototypingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hardware-Software Co-Design of Embedded SystemsPublished by Springer Nature ,1997
- Blocking in a system on a chipIEEE Spectrum, 1996