A universal input and output RNS converter
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors present a systolic architecture capable of both input and output conversion, with a throughput equal to that of the fast RNS (residue number system) processes of addition and multiplication. The architecture is extremely powerful, as both the number of moduli and their values can be chosen arbitrarily (up to the capacity of the hardware design) and programmed into the converter. The converter can be used with an arbitrary RNS (within certain realization-imposed limits). The authors describe an anticipated VLSI layout that will be programmable for RNSs with up to eight moduli of 6 b or less. This should provide an off-the-shelf solution for many RNS conversion requirements.Keywords
This publication has 2 references indexed in Scilit:
- Efficient Implementations of the Chinese Remainder Theorem for Sign Detection and Residue DecodingIEEE Transactions on Computers, 1985
- An improved residue number system digital-to-analog converterIEEE Transactions on Circuits and Systems, 1983