Definite Asynchronous Sequential Circuits
- 1 January 1968
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 17 (1) , 18-26
- https://doi.org/10.1109/tc.1968.5008864
Abstract
An asynchronous unit delay is an n input n output asynchronous sequential circuit in which the present value of the output n-tuple is equal to the value of the input n-tuple prior to the last input change. This paper considers the problem of determining when a fundamental mode flow table is realizable as a feedback-free connection of asynchronous unit delays. It is shown that such a realization exists if and only if the flow table is asynchronous definite, where the asynchronous definite property is a modification of the definite property of synchronous sequential machines. A straightforward method of realizing asynchronous definite flow tables without critical races by feedback-free circuits of asynchronous unit delays and combinational gates is developed. The use of asynchronous unit delays for definite tables avoids complicated secondary assignment problems, results in circuits with very simple structure, and brings closer the theories of synchronous and asynchronous sequential machines.Keywords
This publication has 4 references indexed in Scilit:
- Reduction of feedback loops in sequential circuits and carry leads in iterative networksInformation and Control, 1963
- The Theory of Definite AutomataIEEE Transactions on Electronic Computers, 1963
- Minimizing the Number of States in Incompletely Specified Sequential Switching FunctionsIEEE Transactions on Electronic Computers, 1959
- The synthesis of sequential switching circuitsJournal of the Franklin Institute, 1954