A fault tolerant massively parallel processing architecture
- 1 August 1987
- journal article
- Published by Elsevier in Journal of Parallel and Distributed Computing
- Vol. 4 (4) , 363-383
- https://doi.org/10.1016/0743-7315(87)90025-6
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Fault-Tolerant Multiprocessor Link and Bus Network ArchitecturesIEEE Transactions on Computers, 1985
- A Loop-Structured Switching NetworkIEEE Transactions on Computers, 1984
- Routing Schemes for the Augmented Data Manipulator Network in an MIMD SystemIEEE Transactions on Computers, 1982
- The cube-connected cycles: a versatile network for parallel computationCommunications of the ACM, 1981
- The Indirect Binary n-Cube Microprocessor ArrayIEEE Transactions on Computers, 1977
- Parallel Processing with the Perfect ShuffleIEEE Transactions on Computers, 1971
- The ILLIAC IV ComputerIEEE Transactions on Computers, 1968