An efficient ASIC architecture for real-time edge detection
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 36 (10) , 1350-1359
- https://doi.org/10.1109/31.44350
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Differential operator based edge and line detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A new heuristic edge extraction techniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A unified method for segmentation and edge detection using graph theoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An expandable VLSI processor array approach to contour tracingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design of an image edge detection filter using the Sobel operatorIEEE Journal of Solid-State Circuits, 1988
- Architectural strategies for an application-specific synchronous multiprocessor environmentIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- High-speed architectures for digital image processingIEEE Transactions on Circuits and Systems, 1987
- Architectures and design techniques for real-time image-processing IC'sIEEE Journal of Solid-State Circuits, 1987
- Cathedral-II: A Silicon Compiler for Digital Signal ProcessingIEEE Design & Test of Computers, 1986
- Why systolic architectures?Computer, 1982