Architecture of the Pentium microprocessor
- 1 June 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 13 (3) , 11-21
- https://doi.org/10.1109/40.216745
Abstract
The techniques of pipelining, superscalar execution, and branch prediction used in the Pentium CPU, which integrates 3.1 million transistors in 0.8- mu m BiCMOS technology, are described. The technology improvements associated with the three most recent microprocessor generations are outlined. The Pentium's compatibility, performance, organization, and development process are also described. The compiler technology developed with the Pentium microprocessor, which includes machine-independent optimizations common to current high-performance compilers, such as inlining, unrolling, and other loop transformations, is reviewed.Keywords
This publication has 3 references indexed in Scilit:
- The Intel386 CPU family-architecture and performance analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarksPublished by Association for Computing Machinery (ACM) ,1991
- The i486 CPU: executing instructions in one clock cycleIEEE Micro, 1990