Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series

This publication has 4 references indexed in Scilit:

• Synthesizing RTL Hardware from Java Byte Codes
  Published by Springer Nature ,2001
• The Garp architecture and C compiler
  Computer, 2000
• Methods of exploiting simulation technology for simulating the timing of dynamically reconfigurable logic
  IEE Proceedings - Computers and Digital Techniques, 2000
• Hardware-software co-design of embedded reconfigurable architectures
  Published by Association for Computing Machinery (ACM) ,2000