Synthesis techniques for CMOS folded source-coupled logic circuits
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (8) , 1157-1167
- https://doi.org/10.1109/4.148324
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Noise, crosstalk and distortion in mixed analog/digital integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI design of multi-rate arrays for DSP algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A substrate-referenced data-conversion architectureIEEE Transactions on Circuits and Systems, 1991
- A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logicIEEE Journal of Solid-State Circuits, 1987
- Design procedures for differential cascode voltage switch circuitsIEEE Journal of Solid-State Circuits, 1986
- Decimation for Sigma Delta ModulationIEEE Transactions on Communications, 1986
- The Design of High-Performance Analog Circuits on Digital CMOS ChipsIEEE Journal of Solid-State Circuits, 1985
- A low-power, bipolar, two's complement serial pipeline multiplier chipIEEE Journal of Solid-State Circuits, 1976
- Two's Complement Pipeline MultipliersIEEE Transactions on Communications, 1976
- A symbolic analysis of relay and switching circuitsTransactions of the American Institute of Electrical Engineers, 1938