A single-chip pipelined 2-D FIR filter using residue arithmetic
- 1 May 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (5) , 796-805
- https://doi.org/10.1109/4.78251
Abstract
No abstract availableKeywords
This publication has 25 references indexed in Scilit:
- Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Input Variable Assignment and Output Phase Optimization of PLA'sIEEE Transactions on Computers, 1984
- An Autoscale Residue MultiplierIEEE Transactions on Computers, 1982
- An efficient residue-to-decimal converterIEEE Transactions on Circuits and Systems, 1981
- Large moduli multipliers for signal processingIEEE Transactions on Circuits and Systems, 1981
- A high-speed low-cost modulo Pimultiplier with RNS arithmetic applicationsProceedings of the IEEE, 1980
- On decoding techniques for residue number system realizations of digital signal processing hardwareIEEE Transactions on Circuits and Systems, 1978
- The use of residue number systems in the design of finite impulse response digital filtersIEEE Transactions on Circuits and Systems, 1977
- On Translation Algorithms in Residue Number SystemsIEEE Transactions on Computers, 1972
- Binary Logic for Residue Arithmetic Using Magnitude IndexIEEE Transactions on Computers, 1970